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AM Suppression with Low AM-,PM Conversion with 
the Aid of a Variable-Gain Amplifier 
Eric A.  M. Klumperink, Carlo T. Klein, Bas Ruggelberg, and Ed J.  M. van Tuijl. 
Abstract-This paper proposes the use of a variable-gain am- 
plifier instead of a hard limiter for amplitude modulation (AM) 
suppression with low AM-PM (phase modulation) conversion. 
A hard limiter shows phase shift variations through input-am- 
plitude dependent changes in output waveform, combined with 
bandwidth limitations. It is shown that these can be kept small 
only for limiter bandwidths much larger than the input fre- 
quency. A linear amplifier with variable gain used for AM 
suppression does not suffer from this problem. A CMOS vari- 
able-gain amplifier with gain-insensitive phase shift has been 
designed for this purpose. The benefits and limitations of the 
technique are explored with reference to an experimental 2.5 
pm BICMOS chip for a television IF demodulator. Experimen- 
tal and simulation results indicate that the AM-PM conversion 
can be kept below 0.5” at 40 MHz over an input amplitude 
range of 20 dB, where typical hard limiters show 3-5”. This is 
achieved with an amplifier bandwidth of 80 MHz, while a hard 
limiter would need a bandwidth of more than 600 MHz to ob- 
tain similar results. 
I. INTRODUCTION 
lMITING amplifiers or hard limiters are widely used L in broadcasting and communication system receiv- 
ers. Their basic function is to stabilize the amplitude of a 
signal, i .e . ,  to suppress amplitude modulation (AM). A 
limiter should ideally only affect the amplitude of a sig- 
nal, and be transparent for phase information. In practice, 
however, limiters exhibit AM-PM conversion (amplitude 
modulation to phase modulation conversion), which dis- 
turbs the phase information. This limits the performance 
achievable by carrier or clock regeneration circuits and 
phase demodulators operating under conditions of varying 
amplitude. In a television IF demodulator as shown in Fig. 
1 for instance, the IF signal is demodulated by multiply- 
ing it by a constant-amplitude carrier, extracted from the 
IF input signal by a bandpass filter and a limiter. How- 
ever, the low-frequency AM behind the bandpass filter 
disturbs the FM-modulated “intercarrier sound” signal 
[l] because of the AM-PM conversion of the limiter. 
Also, in optical communication systems, data-dependent 
amplitude variations in the clock recovery circuit intro- 
duce timing jitter, which increases the bit error rate [2]. 
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Fig. 1. 
detection). 
Block diagram of a TV IF demodulator (PAL, intercarrier sound 
Thus, AM suppression circuits with low AM-PM conver- 
sion are important for high-performance receivers. 
The present paper explores the use of a variable-gain 
amplifier for AM suppression instead of a hard limiter. It 
is organized as follows: Section I1 discusses waveform- 
dependent ]phase shifts in hard limiters and the use of a 
linear amplifier with variable gain to avoid them. In order 
to acquire a low AM-PM conversion with this approach, 
an amplifier with a gain-independent phase shift is re- 
quired. Section I11 discusses the design of such an ampli- 
fier. It is slhown that an MOS “Gilbert” multiplier pre- 
viously described by Geiger et al. [3], [4] has the desired 
phase-shift properties. Section IV identifies several fac- 
tors that may limit the achievable phase performance of a 
variable-gain amplifier. First-order design equations are 
derived to estimate the influence of these factors. Section 
V deals with the design of an AM suppression circuit for 
a TV IF demodulator according to the variable-gain con- 
cept. Finallly, Section VI gives the results of measure- 
ments on clhips, fabricated in an industrial 2.5 pm BIC- 
MOS process, while the overall conclusions drawn from 
this study are presented in Section VII. 
11. WAVEFORM-DEPENDENT PHASE SHLFTS IN HARD 
LIMITERS AND THE USE OF VARIABLE G ~ A I N  TO AVOID 
THEM 
AM is often suppressed using a hard limiter circuit. A 
practical implementation of such a circuit is a differential 
pair with a tail current source as shown in Fig. 2(a). The 
simplified tiransfer characteristic [Fig. 2(b)] of such a pair 
can be divided into three parts: a linear region around V,, 
= 0, and two saturation or limiting regionis for input volt- 
ages exceeding the limiting thresholds -h V,, where Z,, 
and thus V,,, are insensitive to V,,, so that the AM infor- 
mation contained in the input signal is suppressed. 
Because of the nonlinear nature of the limiter transfer 
curve, the output waveform differs from that of the input 
signal. This change of waveform depends on the input 
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Time a = V  
a in = IOV," 
Fig. 2.  (a) A practical hard limiter circuit: a differential pair with a tail 
current source. (b) Simplified transfer characteristic: for input amplitudes 
> VL the output amplitude remains constant (AM suppression). (c) Simple 
model for the transient behavior. (d) Output current I,,,, for a,,, = V ,  and 
a,,, = 10 VL. (e) The resulting output voltage V,,,, forj;,lBW = 0.5: the 
difference in delay AT,, causes AM-PM conversion. 
signal amplitude. In combination with bandwidth limita- 
tions, this leads to zero-crossing delay variations, i . e . ,  
AM-PM conversion. This can easily be understood with 
reference to the elementary hard limiter model of Fig. 
2(c). If a sinusoidal input signal of amplitude a,,  5 VL is 
supplied, the limiter has a linear transfer curve and hence 
a sinusoidal output signal (Fig. 2(d), a,, = VL) .  At larger 
input amplitudes, the limiter cuts off the peaks of the sine 
wave, resulting in a trapezoidal and, for very large am- 
plitudes, a square wave-like waveform (Fig. 2(d), a,, = 
10 V,).  As shown in Fig. 2(e), these waveforms exhibit 
different zero-crossing delays rd when fed through a cir- 
cuit of finite bandwidth. 
For a circuit such as the R-C network of Fig. 2(c) with 
a single time constant 7, = R,C,, and a bandwidth BW = 
1 /(27r~J,  a worst-case estimate of the zero-crossing delay 
variation Ard can be easily obtained on the assumption 
that input frequency A,, is much smaller than bandwidth 
BW. Comparing the situations where rout is a sine wave 
(sinusoidal RC-network response, rd,\lne = 7,) and a 
square wave (exponential RC-network response, rd square 
= 7, In 2), we find the following expression for the dif- 
ference in delay 
AT, = Td,$ine - Td,\quare = 7, - To In 2 0.370 (1) 
where the phase-shift variation is 
0.37, 
3600 __ 360" = &L 17.6". (2) 
BW 
Ap = ~ 
Tpcriod 1 if;" 
Equation (2) shows that the ratio of bandwidth to input 
frequency must be high if the phase variation produced by 
a hard limiter is to be kept low. A more precise analysis 
of the delay variation Ard assuming a trapezoidal wave- 
form is given in 151. Fig. 3 shows simulation results ob- 
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Fig. 3. Normalized delay deviation (T<,  - T ~ , ) / T , ~  of the hard limiter model 
of Fig. 2(c) as a function of the bandwidth-to-input-frequency ratio for U," /  
VL, = 1 ,  3.2.  10, and 32. 
tained with the model of Fig. 2(c), which are in good 
agreement with the results of the analysis presented in [5].  
The normalized delay deviation (7 ,  - rd)/7, is plotted in 
this figure as a function .of the ratio BWlf,, for various 
values of a,,/V,. We see that as predicted by (I) ,  the delay 
falls from r, for a sine wave (a,,lV, = 1, normalized de- 
lay deviation = 0) to 0.77, (normalized delay deviation 
= 0.37,) for large values of a,,iV, (equivalent to a square 
wave). Fig. 3 also shows how the delay varies between 
these extreme situations. For instance, for a BWiJ, ratio 
of 10 and a,,iV, varying between 1 and 10, the delay 
changes by 0.16 . r,, which results in a phase variation 
of 0.9" (0.16 . rJO.3 . 7, times the value predicted by 
(2)). 
The analytical expressions derived in [5] can be re- 
written and approximated to by the following phase vari- 
ation expression 
Fig. 4 shows results calculated with this expression for 
a,,/VL ranging from 1-10 and 3.2-32, which are in fair 
agreement with simulation results obtained with the model 
of Fig. 2(c), also shown in the figure. It can be concluded 
from Fig. 4 that an increase in input amplitude level has 
a detrimental effect on the phase variation. Furthermore, 
in order to keep the phase variation below 0.5" for an 
amplitude variation of 1 : 10, the ratio BWlf,, must be at 
least 15. If a cascade of low-gain limiters i.s used, the 
range of a,,lVL values per stage can be lower, resulting in 
less phase variation per stage. However, this variation 
must be multiplied by the number of stages. Furthermore, 
other sources of phase errors exist in hard limiter circuits. 
These include slewing limitations, especially in low 
powericurrent designs [ 6 ] ,  and the bias dependence of the 
input capacitance of bipolar transistors [2]. Because of the 
above mentioned problems, it is very hard to achieve a 
low AM-PM conversion with a hard limiter, and this is 
only established at high bandwidth-to-input frequency ra- 
tios, which come at the expense of considerable power 
dissipation. 
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Fig. 4. Calculated ( 3 )  and simulated phase variation of the output of the 
hard limiter of Fig. 2(c) as a function of the bandwidth-to-input-frequency 
ratio for a,,,lV, ranging from 1-10 and from 3.2-32. 
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Fig. 5. 
plifier. 
The principle of AM suppression by means ofa  variable-gain am- 
Bearing in mind that much of the above described AM- 
PM conversion originates from waveform changes, an ob- 
vious solution exists: make sure the waveform does not 
change. This can be done by using a linear variable-gain 
amplifier instead of the nonlinear hard limiter. The basic 
principle of a variable-gain amplifier used for AM 
suppression is illustrated in Fig. 5 .  The AM modulated 
input signal V,, is amplified with a gain that can be con- 
trolled by voltage V,,  which is varied in such a way as to 
ensure that the amplitude of the output signal V,,, remains 
constant. If the amplifier has a linear transfer character- 
istic for a quasi-static control voltage V,, the output wave- 
form remains a sinusoidal, thus avoiding AM-PM con- 
version through waveform changes. 
An additional advantage of the variable-gain amplifier 
is that it can handle low-level input signals, unlike the 
hard limiter where a minimum input amplitude is required 
to drive the limiter output in saturation. Especially in the 
case of a full CMOS hard limiter, several hundred milli- 
volts are typically required to saturate the output. This 
must be multiplied by the ratio of the maximum to mini- 
mum amplitude for which the limiter has to be saturated. 
These fairly large signals must be supplied by a pream- 
plifier circuit to the limiter, which should operate linearly 
and slew-free to avoid the waveform-dependent delay 
variations to occur there. It is difficult to satisfy these re- 
quirements, especially for low supply voltages. 
111. DESIGN OF A VARIABLE-GAIN AMPLIFIER WITH 
GAIN-INDEPENDENT PHASE SHIFT 
As discussed in the previous section, use of a variable- 
gain amplifier can eliminate waveform changes leading to 
AM-PM conversion. However, in order to be effective, 
Fig. 6. (a) A differential pair used as a variable-gain amplifier, with I , ,  
as gain controlling parameter and (b) its small-signal equivalent circuit for 
balanced input signals. (Arrows indicate gain dependencies.) 
the amplifier circuit must have a gain-independent phase 
shift. In general, the gain is varied by changing the bias 
point of a transistor so that the (trans)conductance that 
determines the gain changes. Since these conductances 
also determine the location of the circuit's poles and ze- 
ros, this will generally result in a gain-dependent phase 
shift. However, recent reports of MOS circuits with a 
gain-insensitive phase shift 171-191 suggest that there may 
be solutions to this problem. These circuits rely on the 
bias-insensitivity of the gate-source caipacitance of a 
MOST in strong inversion and saturation. Detailed anal- 
ysis of these circuits shows that gate-drain overlap capac- 
itance currents remain a problem, but can be compensated 
in cross-coupled topologies. This is best explained start- 
ing from the consideration of a simple vairiable-gain am- 
plifier comprising an MOS differential pair loaded with 
two resistors as depicted in Fig. 6(a). The gain of this 
circuit can be varied by means of tail current Zss and is 
roughly proportional to 4. If this circuit is driven by 
small balanced input signals, the common source be- 
comes a virtual ground node. The equivalent circuit of 
Fig. 6(b) can then be used to represent one half of this 
circuit, where components whose value varies signifi- 
cantly when Zss is changed are indicated by- an arrow. The 
AC transfer function of this circuit is easily calculated to 
be 
Ch'd 1 - j w - -  
Equation 4 shows that the low-frequency ,gain is g,R, for 
r,, >> R,, i.e., the gain varies linearly with gm. Various 
effects can be identified introducing gain-dependent (Zyy 
dependent) poles or zeros by inspection of this equation: 
1) Transconductance g,n and gate-drain capacitance CRd 
introduce a zero at g,lCgd which varies with the gain 
2) The output resistance rdr of the MOS transistor, 
which is approximately inversely proportional to I,,, 
influences the output pole. 
3 )  The value of C', which consists largely of the drain- 
bulk junction capacitances, depends on the output 
common voltage, which in turn depends on IsS. 
Apart frorn the phase variation problem, a further prob- 
lem associated with the linear input range of the amplifier 
(g ,  0: a>. 
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Fig. 7. Variable-gain amplifier with very low phase shift variation. 
may arise. The circuit of Fig. 6 has a wide input range 
for a high gain (large Zss) and a narrow input range for a 
low gain. This is exactly the opposite of what is required 
from the variable-gain amplifier: we need a wide input 
range at low gain, if the input amplitude is large. 
Most of the above-mentioned problems are solved when 
the cross-coupled circuit topology shown in Fig. 7 is used. 
This circuit was previously described by Geiger et al .  as 
a multiplier [3]  and is well known in a bipolar transistor 
version as the Gilbert multiplier [4]. Assuming a square- 
law MOST characteristic, we find the following relation 
for the voltage gain A,  [3] 
I 
( 5 )  
where gml and g,, are the transconductances of the upper 
differential pairs and Pi, and P, are the conversion factors 
pC,,,W/L of the upper and lower MOS transistors respec- 
tively. Note that A ,  does not depend on I,: the multiplier 
output voltage can only be increased by increasing tran- 
sistor aspect ratios or R,. 
A detailed analysis of the circuit reveals that the pre- 
viously mentioned effects leading to gain-dependent phase 
no longer apply: 
The zero due to CRd is compensated in the cross- 
coupled topology of the upper differential pairs. 
With balanced input signals, the capacitive current 
in C,dlu and C,y2a due to +vin/2 is equal to that in 
CRdlh and C,,,, due to -vIn/2, so that Vout I and Vclut2 
remain unchanged. 
The sum of the currents I ,  and I ,  is constant (equal 
to I,), resulting in a constant common-mode output 
voltage and hence a constant junction capacitance 
The two outputs are connected to two drain-source 
conductances, one from the outer and one from the 
CJ. 
inner differential pair. Since these conductances are 
roughly proportional to the bias current, the total 
output conductance seen at one output node is pro- 
portional to the sum of I ,  and I,, which is constant 
(equal to I,). 
Apart from these attractive phase properties, the mul- 
tiplier also has favorable input range properties: at low 
gain, the upper differential pairs operate at roughly half 
the value of Iss and thus have a wide input range as de- 
sired. 
Fig. 8 shows the improvement in phase-shift variation 
brought about by the topology change, as simulated with 
the component values of Table I and an input voltage 
source resistance of 1 K ohm. The phase-shift variation 
for the cross-coupled topology is less than 0.1 O at 40 MHz 
for a gain range of - 15 to + 5  dB, while a differential 
pair with the same components exhibits 25 O of phase-shift 
variation. Even when manufacturing tolerances and mis- 
match are taken into account, the phase-shift variation re- 
mains less than 0.3 O. 
Although an MOS multiplier is discussed here, a BJT 
implementation would also be possible. However, bias- 
dependent C,, variations make it more difficult to obtain 
a very low phase shift here, since they introduce a gain- 
dependent pole in combination with a source resistance. 
This effect is negligible for a MOST implementation, 
since C,, is fairly bias-insensitive here. 
IV. CAUSES OF PHASE VARIATIONS USING VARIABLE 
GAIN 
During the evaluation of the variable-gain amplifier, it 
became clear that several effects can detrimentally affect 
the desired constancy of the phase shift. The following 
phenomena appear to be relevant: gate-drain capacitance 
inequality, distortion, and ripple on the gain-control volt- 
age V,. First-order models estimating the influence of 
these effects will now be derived. 
A .  Gate-Drain Capacitance Inequality 
As discussed in Section 111, gate-drain capacitances in- 
troduce a right-hand half-plane zero, which cancels out in 
the cross-coupled topology of Fig. 7, as long as the gate- 
drain capacitances of the MOS transistors in the upper 
differential pairs are equal. In practice, however, in- 
equalities ACRd occur because of transistor mismatches 
and the bias dependence of Cgd.l As a result, the zeros do 
not cancel out completely, and an effective zero is found 
at 
If the gate-drain capacitances are equal, this zero is lo- 
cated at infinity. If a C,, inequality exists, f ie ,  changes in 
'In fact, advanced MOST models often include nonreciprocal transca- 
pacitances, which are bias dependent [lo]. In that case, the transcapaci- 
tance from gate to drain occurs in  the expression off,,,,, instead of C,v,,. 
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and 7 as a function o f  the gain. 
Simulated phase shift o f  the variable-gain amplifiers of Figs. 6 
TABLE I 
USED I N  SIMULATIONS A N D MEASUREMENTS 
LUES OF THE M A I N  COMPONFNT PARAMETERS A N D  BIASIWG VARIABLES 
Component Property 
pln (15015 NMOST) 
pc (36013 NMOST) 
psq (200/5 PMOST) 
"r,max Of NPN 
fTmax of (lateral) PNP 
Rsq 
RI 
R C  
R O  
1.2 mAN2 
4 8 mAN2 
0.4 mAN2 
5 GHz 
10 MHz 
10 Kohm 
2.5 Kohm 
20 Kohm 
3 Kohm 
2 pF 
Biasina variable Value 
V+ 8 v2 
v b l  1.6V 
3 v  
the same ratio as the gain, since the latter is proportional 
to g,, - gm2. For signal frequencies well belowf,,,,, the 
resulting phase shift variation can be estimated by 
where A,,,,, and A,,,,, are the minimum and maximum 
values of the gain given by (5). For a typical Cxd mis- 
match of 3 % ,  (7) predicts a phase shift of 0.3" for the 
circuit of Fig. 7 with the component values of Table I, 
which agrees well with simulation results. 
B. Distortion 
In the above discussion, it was assumed that the vari- 
able-gain amplifier has a linear transfer characteristic, so 
that the output and input signal waveforms are the same. 
However, a practical variable-gain amplifier will have a 
finite linearity. In an weakly nonlinear circuit, the second- 
order and third-order components of this distortion are 
usually the most important. These components have an 
effect on the zero-crossing delay of the amplifier and will 
be analyzed separately. The model used for this purpose 
is identical with that of Fig. 2(c), except that Zout is now 
given by 
 out gmvin + g2v?n + g3V:n (8) 
where the second and third terms model the second- and 
third-order distortion, respectively. 
Second-Order Distortion: If a sinusoidal signal a,, sin 
( W J )  is applied to the input and only the second-order 
term is taken into account (g2 # 0, g3 =I O), the output 
voltage has the form 
1 cos(2w,,t - arctan(2o =). 7 )) (9) 
Equation (9) indicates that a dc term and second harmonic 
occur in addition to the fundamental. If ac coupling is 
assumed, the dc term has no influence. 'The second har- 
monic, however, is a cosine function which has its max- 
imum close to the zero crossing of the fundamental. This 
results in a shift of the zero crossing of VoUt with respect 
to the situation without second harmonic, Comparison of 
these two situations allows the phase difference to be cal- 
culated. Assuming small values of the second harmonic 
distortion HD2 and w,;~, << 1, we firid the following 
simple expression for the phase variation 
-- g2ain 
Simulation showed that the above approximations yield 
less than 20% error for HD2 5 10% andl o,,.r, 5 0.5. It 
follows from (10) that HD2 should be less than 0.9% for 
a phase-shift variation of less than 0.5". 
Third-Order Distortion: If a sinusoidal signal a,, sin 
(w,,t) is applied to the input, and only the third-order term 
is taken into account (8, = 0, g, # 0), the output voltage 
has the form 
Equation (1 1) indicates that in addition to the fundamental 
a third harmonic occurs at the output, with a zero crossing 
at the same location as that of the fundaimental if 3w,,7, 
<< 1 (arctan(3w,,.r0) = 3wl,7,, linear phase and constant 
group delay). However, because of the nonlinear phase 
characteristic, the third harmonic is subject to a different 
delay than the fundamental, which results again in an 
HD3-dependent and hence input-amplitude dependent 
phase variation. If a first-order low-pass filter is assumed 
the resulting phase variation can be approximated to by 
the following expression for low values of HD3 
ApHD3 = HD3 arctan 3 -- . ( 3 
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In contrast to the second-order distortion case, the phase 
variation now depends on the ratio of the frequency of the 
input signal A, to the bandwidth of the RC-network f R c .  
Simulations showed that the above approximations yield 
less than 10% error for HD3 I 10% and w,,~, 5 0.5. It 
follows from (12) that HD3 should be less than 0 .9% for 
AnyRc = 0.5 if a phase shift of less than 0.5" is desired. 
C. Ripple on Control Voltage V, 
In order to suppress the AM information of the input 
signal, the control voltage V, should vary in step with the 
envelope of Vi,. This AM information typically comprises 
much lower frequencies than those of the input signal. 
Thus, V, should only contain these lower-frequency com- 
ponents and none at the carrier or clock frequency to be 
regenerated. However, since V, is derived in some way 
from the input signal, it usually contains some residual at 
the clock/carrier frequency. Furthermore, if a squaring 
circuit is used to detect the AM information (see Section 
V), a second harmonic is also introduced. Since the vari- 
able-gain amplifier is essentially a multiplier or mixer, 
this results in extra coherent signal components and extra 
distortion at the output. 
A coherent output signal is introduced if the signal in- 
put of the multiplier exhibits an offset voltage due, e.g. ,  
to transistor mismatch. However, simulation shows that 
this is mainly a common component for VoutI and Vout2 
and largely cancels out if the differential output signal is 
used. 
The multiplication of an input signal at frequency U,, 
with components in V, at a,, and 2w,, introduces extra 
second- and third-order distortion products, respectively. 
The effect of these distortion products on the phase per- 
formance was discussed in Section 111. On the basis of the 
above discussion and the calculations in the Section IV-B 
above, it may be concluded that the ripple on V, should 
not introduce a distortion greater than 0.9% if the phase 
shift is to be kept below 0.5". It follows that the ripple 
should typically be less than 1 % of Vco, the nominal con- 
trol voltage. 
V. DESIGN OF AN AM SUPPRESSION CIRCUIT FOR A 
TELEVISION IF  DEMODULATOR 
In order to evaluate the variable-gain concept an ex- 
perimental chip was designed in an industrial 2.5 pm 
BICMOS process. The circuit was designed to fit in an 
existing television IF  demodulator (see Fig. 1). An input 
amplitude range of 25 mV to 250 mV and a nominal out- 
put amplitude of 50 mV were aimed at. The IF  frequency 
is 38.9 MHz and the bandwidth of the AM information is 
roughly 2 MHz, determined by the bandpass filter preced- 
ing the AM suppression circuit (see Fig. 1). A phase error 
< 0.5" is aimed at in order to obtain an acceptable signal- 
to-buzz ratio with intercarrier sound detection [ 11. Simu- 
lations on practical bipolar hard-limiter circuits designed 
in the same BICMOS process and biased at about 1 mA 
showed a phase shift of 3-5" at the IF  frequency of 38.9 
I I  I vc  I [ T H T H z l )  Control Path 
Fig. 9. 
ized on chip. 
Block diagram of the variable-gain AM suppression circuit real- 
MHz over an input amplitude range of 20 dB. MOS hard 
limiters showed even larger phase shifts. Nevertheless, 
the simulation results of Fig. 8 indicate that the variable- 
gain concept can yield phase-shift variations of less than 
0.5". 
A block schematic of the AM suppression circuit im- 
plemented on chip is given in Fig. 9.  For a constant out- 
put amplitude, control voltage V, must be inversely pro- 
portional to the amplitude of the input signal. This is 
accomplished by a gain control path, which basically de- 
termines the RMS value of the input signal and adjusts 
the gain inversely proportional to it. This is implemented 
by means of a squaring circuit, a low-pass filter, and a 
circuit supplying the inverse of the square root of its input 
signal. The squaring circuit produces an output which 
contains the square of the input amplitude 
(uln s i n ( 2 ~ J ~ t ) ) ~  = ;(a:, - a:n cos(47r&t)). (13) 
A low-pass filter suppresses the second harmonic in 
(13), so that the square of the input amplitude is detected. 
Calculation of the inverse of the square root of this signal 
gives a control voltage inversely proportional to the input 
amplitude. With a sinusoidal input voltage VI, = a,, 
sin(2~A,t), V, will be equal to 
where CY, is a design parameter discussed below, of di- 
mension volt2. The output voltage of the AM suppression 
circuit is then given by 
where CY, is given in (5 ) .  If both CY, and a, are constant, 
the output amplitude is stabilized. 
Especially because of the low-pass filter in the gain 
control path, voltage V, has a delay with respect to the 
multiplier input signal. This delay does not affect the AM- 
PM conversion of the circuit, but does reduce the AM 
suppression for high frequency AM components [ 1 I]. 
However, by including a suitable delay in the signal path, 
this problem can be solved, if necessary. For the TV IF  
demodulator this was not done, since only audio fre- 
quency AM components are of concern for hi-fi sound 
quality. 
Fig. 10 shows a more detailed schematic of the circuit 
implemented on chip. The variable-gain amplifier of Fig. 
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Fig. 10. Detailed schematic of the circuit realized on chip 
7 is biased by current source ZK. PNP transistors above the 
amplifier absorb the common part of the output currents, 
while resistors R ,  convert the differential part to a differ- 
ential output voltage. The output voltages V,,, I and Vout2 
are buffered with NPN emitter followers to bondpads for 
measurement purposes. The squaring circuit of the con- 
trol path is implemented by the common source PMOS 
transistors, bias current source I,!, and resistors Rsq. As- 
suming a square-law Id(Vg5) relation, we can easily show 
that 
This result is independent of the source voltage of the 
MOST'S, and thus of the impedance connected to the 
source, so that a current source can be used to provide the 
squaring circuit with a floating input. The currents Zsq, 
and Zsq2 are passed through a current-mode low-pass filter 
consisting of resistors RI, capacitance Cl and two PNP 
transistors and are subtracted in a current mirror. Six NPN 
transistors connected in a translinear loop, biased by Z, 
and an NPN transistor operate on the filtered squarer cur- 
rent. This translinear loop, in which the current product 
of the clockwise and counterclockwise oriented transis- 
tors are equal, delivers an output current 
Finally, the output current I,, out is converted to the gain- 
control voltage V,  by R,. Using (14)-(17), we find design 
parameter a, to be given by the expression 
a, = 2 - R,. lkq 
Using ( 5 ) ,  (14), and (18), we can calculate the amplitude 
at the output of the AM suppression circuit to be 
I 
Equation (19) shows that the output amplitude depends on 
Fig. 11. 
x 330 pm'). 
Chip photograph of the variable-gain AM suppression circuit (450 
some design parameters, but also on the current Z,., thus 
permitting electronic control or correction of the output 
level. 
VI. MEASUREMENT RESULTS 
The AM suppression circuit for a TV IF demodulator 
was fabricated in an industrial 2.5 pm BICMOS process 
(see Fig. 11). A dc test was performed to verify the func- 
tional operation of this circuit and to evaluate its AM 
suppression properties. Fig. 12 shows the results. The 
output voltage varies from 37 to 40 mV over an input 
voltage variation of 25-250 mV, which means that the 
modulation index is reduced by more than a factor of 10. 
This result agrees fairly well with the sirnulation results. 
The remaining variation in V,,, is mainly due to deviations 
from square-law behavior of the MOS transistors. The 
measured distortion of the multiplier was below 1 % over 
the whole input voltage and gain range. 
In order to evaluate the phase-shift piroperties, the ac 
transfer function of the AM-suppression circuit was mea- 
sured. RF transformers were used to obtain a balanced 
input voltage and to measure the differential output volt- 
age. The -3 dB bandwidth of the circuit was 80 MHz, 
independent of the gain. A plot of the measured and sim- 
ulated phase (including measurement setup delays) as a 
function of the gain is shown in Fig. 13 for four chips. 
This figure shows that the measured phase is not as con- 
stant as desired, or  as simulated-a phase variation of 5" 
is found instead of 0.5" over a gain range of 20 dB. How- 
ever, a closer look at the results shows how this can be 
explained. Comparison of the results for different chips 
reveals a strong common systematic effect-the phase shift 
falls off quite sharply as the gain is decreased. This effect 
is reproduced in simulations by introducing a AC,, in the 
order of 10 fF (30% of Cgd) in the variable-gain amplifier. 
Detailed inspection of the layout of the chip showed that 
a large asymmetry in capacitive coupling indeed exists. 
Furthermore, (7) fits the observed phase variation quite 
good. By attributing all the phase shift at low gains to CRd 
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differences, a compensated phase curve for every chip was 
calculated using (7). By first averaging the phase mea- 
surement results, a fair estimate for AC,, was obtained. 
The compensated results for the individual chips are 
shown in Fig. 14, together with their mean value. The 
phase variation for all chips is now less than 0.4” over a 
gain range from - 15 to +5 dB. The systematic effect that 
remains can be explained by the bias dependence of C,, 
as discussed in Section IV-A. If the gain is not increased 
above +4 dB, the phase variation introduced by this effect 
remains < 0 . 3 ”  (mean curve). The phase curves of the 
individual chips show diverse phase variations < 0.3 O 
over a gain range of -20 to 0 dB. This can be explained 
as due to a random C,, mismatch of the order of 3 %  of 
Cgd. Thus overall a phase variation of less than 0.5” seems 
feasible at 40 MHz over 20 dB gain variation in a 2.5 pm 
CMOS process. 
VIII. CONCLUSIONS 
Research has been carried out to explore the possibili- 
ties of implementing an AM suppression function with 
low AM-PM conversion by using a variable-amplifier in- 
stead of a hard limiter. In this way, phase variations due 
to waveform changes in combination with bandwidth lim- 
itations are largely eliminated. In order to ensure a low 
AM-PM conversion, a variable-gain amplifier with a gain- 
independent phase shift is needed. It is shown that a pre- 
viously published MOS multiplier [3] is very suitable for 
this purpose. Effects that may introduce phase errors were 
identified and quantified in design equations. Gate-drain 
capacitance inequalities in the MOST multiplier appear to 
be the main source of phase variations, provided the dis- 
tortion of the amplifier is low enough. An experimental 
AM suppression circuit for a TV IF demodulator was de- 
signed and fabricated in a 2.5 pm BICMOS process. Sim- 
ulation and measurement results indicate that an AM 
modulation index reduction by a factor of 10 and a phase 
variation of less than 0.5” can be achieved at 40 MHz 
over a gain range of 20 dB with an amplifier bandwidth 
of 80 MHz. Hard limiters designed in the same process 
typically exhibit 3-5” phase shift under these conditions, 
and would need a bandwidth of more than 600 MHz to 
achieve similar results. 
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